Abstract-Thanks to the favorable advantage of low cost, integrated three-port dc-dc converters with reduced switches have attracted extensive attention. In order to provide more new topologies, this paper aims to propose a programmable topology derivation method, which effectively simplifies the cumbersome process of the conventional combination method. Instead of the manual connection and examination, the proposed alternative can quickly and rigorously derive multiple viable integrated three-port dc-dc topologies from a great number of possible connections with the aid of computer program. Besides, generalized analysis is also accomplished, with which performance characteristics of all derived converters are simultaneously obtained and then a comprehensive comparison can be easily conducted to select a preferred one for the practical application. Finally, an example-specific application with one input and two outputs is given, with topology selection, design, and experimental results demonstrated in detail.
demanded to control power flow and regulate voltages among different ports, including photovoltaics (PVs), fuel cell, battery and auxiliary power supply [1] [2] [3] [4] [5] [6] [7] [8] . To construct a multiport system, employing multiple conventional single-input singleoutput dc-dc converters is a feasible solution, but undesired high cost and large volume are incurred due to the large number of components. Actually, components such as magnetic elements and semiconductor devices in different power electronics converters can be multiplexed to achieve reduced cost, which have been adopted to derive a variety of integrated multiport converters in [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] .
In [9] and [10] , only one transformer with several secondary windings is demanded in the flyback converter to provide multiple outputs. And a common inductor is shared in the singleinductor multiport converters to transfer power among multiple input and output ports in [11] [12] [13] [14] [15] . Therefore, magnetic components that usually account for a large proportion of converter weight and volume are effectively reduced in these multiport converters. Nevertheless, they suffer from cross-regulation problem that load variation of one output would affect other output voltages, because the magnetic component functions as the energy storage element. Besides the magnetic elements, semiconductor devices can also be multiplexed. In [16] [17] [18] , integrated three-port dc-dc converters with reduced switches/diodes are proposed, in which only three switches/diodes instead of four are utilized to generate the required two control variables for independent power control and voltage regulation. Therefore, not only low cost is obtained, but also no cross-regulation problem exists. However, only three different types of integrated three-port topologies have been proposed in [16] [17] [18] , which cannot always be the best choice for different applications. For example, the current stresses of converters in [16] and [18] will increase in comparison with the conventional two separate converters, and the sum of two output voltages has to be smaller than the input voltage in the converter in [17] . Therefore, more viable topologies should be explored, and then an optimum one can be selected by engineers according to the requirements.
With the purpose of providing more new topologies, several topology derivation methods including combination [19] [20] [21] [22] , duality [23] [24] [25] and addition/replacement of cells [26] [27] [28] , have been presented in the past literatures, among which the combination method has attracted increasing attention recently thanks to its systematicness. With the combination method [19] [20] [21] [22] , multiple new topologies can be obtained through combining several basic cells in different appropriate ways. For example, a family of forward converters, including two-switch forward converter and interleaved series input parallel output forward converter, is obtained in [19] after combination and simplification of three forward cells. Although the theoretical idea seems to be very simple, the practical implementation process of the combination method is complicated, because there are a great number of possible connecting relationships among different cells, and their effectiveness is needed to be one by one manually examined to select viable ones. In common practical applications, researchers may prefer to figure out some viable topology configurations from all possible connections by their experience instead of examining all configurations one by one, and as a result, it is quite often that some preferred topologies are not found. In a word, the conventional manual topology derivation process of the combination method is either complex or not precise enough.
From above, integrated three-port dc-dc converters with reduced switches are attractive in the engineering applications with low-cost requirements. In order to derive more integrated three-port topologies for selection, this paper intends to use the combination method. However, the conventional manual effort of combination method would result in either complex or nonrigorous topology derivation process. Based on this, a programmable topology derivation method is proposed in this paper. It uses an algebraic array to represent the connections among converter components, transforms the electrical criterions into math relationships, and achieves all viable solutions simultaneously through computer program. With the proposed method, ten viable integrated three-port converters with reduced switches including those proposed in [16] [17] [18] , [28] , and [31] are quickly and rigorously derived from all possible connections. Compared with the topology synthesis in [29] and [30] , the transformation from the topology derivation to the mathematical problem is easier in this paper, since the state equation is eliminated and its electrical criterions are simpler. Besides, in order to conveniently select an optimum one for the practical application, generalized analysis is accomplished to simultaneously obtain performance characteristics of all proposed converters with the computer program. It can further avoid the huge one-by-one manual analysis, and then the comparison can be easily conducted. As a summary, this paper aims to explore a programmable method to conveniently provide more viable integrated three-port topologies for engineers and help to fast select the most preferred one according to the real application requirements.
This paper is organized as follows. The proposed programmable topology derivation method is introduced and employed to derive viable integrated multiport dc-dc converters in Section II. And the generalized analysis of all derived topologies is conducted in Section III. In Section IV, experimental verification on a specific application is taken as an example to be illustrated, and finally, conclusions are drawn in Section V.
II. PROGRAMMABLE TOPOLOGY DERIVATION

A. Integrated Three-Port Circuit Configuration
In the conventional three-port dc-dc system, two separate converters are typically employed to control the power flow and voltage regulation among three ports, as illustrated in Fig. 1(a) . The drive signals of the switches S s1 -S s2 in Converter 1 are complementary and so are those for the switches S s3 -S s4 in Converter 2. These drive signals are used to generate duty cycles D 1 -D 2 in Fig. 1(b) which are employed to independently regulate the relationships among V 1 , V 2 , and V 3 . However, because two separate converters are employed, the number of components is doubled, which results in undesired high cost. Actually, from Fig. 1(b) , in order to obtain the two duty cycles D 1 -D 2 , three switches S 1 -S 3 are enough, instead of four. The duty cycles D 1 -D 2 are, respectively, equal to 1-D s2 and 1-D s3 . Therefore, by adjusting the duty cycles D s2 -D s3 of switches S 2 -S 3 , the desired D 1 -D 2 can be obtained. And the duty cycle D s1 of switch S 1 is equal to 2-D s2 -D s3 to ensure that there are always two switches in conduction. The circuit configuration of integrated three-port dc-dc converters is presented in Fig. 1(c) , which retains the independent control among three ports with reduced overall cost.
From Fig. 1(c Criterion 1: average voltages V 1 av g -V 3 av g of three ports must be larger than zero, and they should be independently controlled.
Criterion 2: at any switching interval, ports V 1 /V 2 /V 3 and their combinations cannot be short connected or parallel connected due to the conduction of switches.
Theoretically, according to above two electrical criterions, viable integrated three-port topologies can be selected from all possible connections through one-by-one manual judgement. However, the required workload is very heavy since there are too many possible connections. And with such heavy workload, some viable topologies may be undesired left out. In order to avoid these problems, a programmable alternative is proposed, with which multiple viable integrated three-port dc-dc topologies can be systematically and simply derived with only three steps.
B. Proposed Programmable Topology Derivation
Unlike deriving topology with one-by-one manual examination in the conventional method, the proposed method can rigorously and conveniently select all viable topologies from possible connections through computer program. It only needs three steps, as illustrated in Fig. 2 . First, define the connecting relationships in the converter by unknowns x i (i = 1, 2, . . . , 6) and the value of x i represents the connecting position of ports V 1 /V 2 /V 3 . This step enables the transformation from deriving viable topologies into a mathematical problem of finding feasible solutions to x i . Second, the electrical criterions which must be satisfied to ensure the normal operation of converters are modeled by mathematical relations of x i , e.g., equations and inequalities. Finally, according to the mathematical relations, all solutions to x i can be found for the problem through computer implementable algorithms and then all viable topologies can be simultaneously obtained.
To be specific, the detailed programmable topology derivation process of integrated three-port dc-dc converters from the circuit configuration in Fig. 1(c) 
Second, in order to find the feasible solutions of x 1 -x 6 , list their mathematical relations according to the aforementioned fundamental electrical constraints. According to Criterion 1, (2) and (3) are, respectively, derived to ensure that average voltages V 1 avg -V 3 avg of three ports are larger than zero and they can be independently controlled. And from Criterion 2, (4) and (5) are, respectively, obtained to guarantee that ports V 1 /V 2 /V 3 and their combinations cannot be short connected or parallel connected due to the conduction of switches at any time. V 1 sw -V 3 sw , respectively, represent the connecting voltages of V 1 -V 3 in the switching interval
In (2)- (5), (7). Likewise, voltages V 1 sw -V 3 sw can also be calculated in terms of x 1 -x 6 and V node sw , as illustrated in (8) . V node sw is the voltage potentials of nodes {a, b, c, d, e, f} in the switching interval. From the proposed drive signals of S 1 -S 3 in Fig. 1(b) , a switching period consists of three intervals, and in each interval, there are always two different switches in on state. When S 1 and S 2 are ON, voltage potentials of nodes a, c, and e are the same and V node sw is denoted as V node s1s2 in (9). Likewise, when S 2 , S 3 or S 3 , S 1 are ON, V node sw is correspondingly denoted as V node s2s3 or V node s3s1 in (9) Finally, with the constraints in (2)-(5) and the expressions in (6)-(9), multiple sets of solutions x 1 -x 6 can be obtained through computer program. Among these solutions, there are redundant and equivalent ones. The redundant ones are defined as the different solutions of x 1 -x 6 which only swap the connecting positions of V 1 , V 2 , and V 3 . Except for the redundant solutions, equivalent ones which have different connecting relationships but have the same performances are also needed to be excluded.
Following the above three steps, a MATLAB code is written and its flowchart is depicted in Fig. 3 However, it includes the redundant and equivalent ones, and hence the further exclusion is demanded. In order to exclude the redundant solutions, denote
, and (X V 3 , X V 2 , X V 1 ) have already appeared in the obtained set of x 1 -x 6 , redundant solutions can be easily excluded and 22 nonredundant ones are obtained. Next, the exclusion of equivalent ones is further completed by judging whether all loops of two converters are totally the same. Search of the loops of different topologies can use the depth-first search. With the computer program, ten sets of different x 1 -x 6 whose topologies are nonredundant and nonequivalent are finally obtained in Table I . It takes 1.843 s to run on a personal computer with Intel Xeon E3-1231 v3 CPU, 3.4 GHz and 64G RAM. Then, ten integrated three-port dc-dc topologies are correspondingly derived in Fig. 4 . Except that four topologies similar with (b), (h), (i), and (j) have been presented in [16] [17] [18] , [28] , and [31] , all remaining topologies are first proposed in this paper. All proposed converters can work normally that ports V 1 -V 3 are independently controlled with the drive signals of switches S 1 -S 3 in Fig. 1(b) . Due to the different configurations, their performance characteristics are various and hence are preferred in different applications, such as auxiliary power supply, PV/battery hybrid system, and battery cell equalizer.
C. Extension to Integrated N-Port Topologies
Apart from the integrated three-port dc-dc converters, the proposed programmable topology derivation method can also be applied to other similar integrated N-port topologies with simple modification as follows. For an integrated N-port circuit configuration, the number of elements x i in the array A in (1) is modified as 2N, and the value of each x i can be one of {1, 2, . . . , 2N }. The number of voltage source in constraints (2)-(5) and the available connecting nodes in (6)-(9) are both changed to N. Then, referring to the aforementioned solving process step by step, viable integrated N-port topologies can be easily obtained from the similar computer code. Table II summarizes the calculation results of integrated two-port, threeport, four-port, and five-port dc-dc converters, including the number of feasible topologies and the corresponding calculation time. It is noted that when N = 2, the derived two-port topologies are well-known bidirectional buck/boost and buck-boost/ buckboost converters.
III. GENERALIZED ANALYSIS
After topology derivation, performance analysis of all proposed topologies in Fig. 4 should be conducted to have a comprehensive comparison under the specific application so that a most preferred one can be selected. Although one-by-one manual evaluation of all topologies is feasible, it would be also a tedious and cumbersome work for engineers. Fortunately, because the circuit configurations of these proposed topologies are similar and only the connecting relationships of V 1 -V 3 are different, their performance analysis can be expressed in a generalized form with different x i (i = 1, 2, . . . , 6). Then, through a computer program, the performance characteristics of all proposed topologies including voltage/current relationship, ZVS operation, and small-signal model, can also be simultaneously obtained.
A. Operational Principle
From the drive signals in Fig. 1(b) , two and only two switches (or their parasitic diodes) among S 1 -S 3 should be in on state at any time, to ensure that Inductors L 1 -L 2 would not be disconnected and voltage source across {a, f} would not be shorted. According to the different phase relation, except for the drive signals in Fig. 1(b) which is redefined as DRA in Fig. 5(a) , there is another drive signals DRB as shown in Fig. 5(b) . No matter with drive signal DRA or DRB, the operation of all proposed converters working in continuous conduction mode (CCM) consists of three different stages (St1, St2, St3) in a switching period, and their equivalent circuits in different stages are illustrated in Fig. 6 . Because the switching process is relatively short, it is neglected. It is noted that operation with drive signal DRA and DRB is almost the same, except for the different sequence of stages St1 and St2. This difference only has an impact on the soft-switching operation of switches S 1 -S 3 , which will be analyzed in detail afterward. Fig. 1(c) , the average voltages across two nodes (a, c), (c, e), and (e, f) are, respectively, equal to the average drain-to-source voltagesv s1 ∼v s3 of switches S 1 -S 3 , and V b,avg = V c,avg , V d,avg = V e,avg can be obtained owing to the flux balance of Inductors L 1 -L 2 , which are summarized in (10) . Then, voltage relationships among V 1,avg -V 3,avg of all proposed three-port converters in Fig. 4 are easily derived in Table III from (7) and (10) by plugging in the x i in Table I , which also could be implemented by computer program. Taking the converter in Fig. 4(a) as an example, x 1 = 1, x 2 = 6, x 3 = 1, x 4 = 4, x 5 = 2, and x 6 = 6 are obtained from Table I . Then, voltages of three ports are Table III (10) where D s1 -D s3 are the duty cycles of switches S 1 -S 3 , respectively.
B. Voltage Relationship
V 1,av g = V a,avg -V f ,avg , V 2,avg = V a,avg -V d, avg = (2-D s1 -D s2 )(V a,avg -V f ,avg ), and V 3,av g = V b,avg -V f ,avg = (2-D s2 -D s3 ) (V a,avg -V f ,avg ).from Fig. 4 ⎧ ⎪ ⎪ ⎪ ⎪ ⎨ ⎪ ⎪ ⎪ ⎪ ⎩ V a avg − V c avg =v s1 = (1 − D s1 )(V a avg − V f avg ) V c avg − V e avg =v s2 = (1 − D s2 )(V a avg − V f avg ) V e avg − V f avg =v s3 = (1 − D s3 )(V a avg − V f avg ) V b avg = V c avg , V d avg = V e avg
C. Current Relationship
According to the operational principle, drain-to-source currents i s1 -i s3 in different stages St1-St3 of all proposed converters are obtained in Table IV , as a function of inductor currents i L 1 -i L 2 . Define k ij = isequal(x i = j), i, j = 1, 2 . . . 6, which is equal to 1 if the node i is connected to the jth node in {a, b, c, d, e, f} and is equal to 0 if not connected. Then, from Fig. 4 , relationship among inductor currents i L 1 -i L 2 and port currents i 1 -i 3 is obtained in (11) . Afterward, the average inductor currents I L 1 -I L 2 in terms of average port current I 1 -I 3 of all proposed converters can be easily calculated by plugging in the corresponding k ij through the computer program, as Table V . Likewise, take the converter in Fig. 4(a) as an example. Because it has x 1 = 1, x 2 = 6, x 3 = 1, x 4 = 4, x 5 = 2 and x 6 = 6, k 11 = k 26 = k 31 = k 44 = k 52 = k 66 = 1 can be obtained and the value of other k ij is 0. Then, according to (11) , I L 1 = −I 3 and I L 2 = I 2 can be achieved
D. ZVS Operation
From Table IV , drain-to-source currents i s1 -i s3 in different stages St1-St3 of all proposed converters are equal to
, with the neglect of ripple current. Comparing I L 1 , I L 2 and I L 1 + I L 2 with zero, six divided regions R1-R6 are obtained, as illustrated in Fig. 7 . In different regions, ZVS operation of one switch among S 1 -S 3 in all proposed converters can always be realized with drive signals DRA or DRB, as shown in Fig. 8 . In Fig. 8(a) 
, ZVS operation of S 1 is also realized as illustrated in Fig. 8(b) , but with the drive signals DRB instead of DRA. Similarly, in regions R3 and R4, S 2 achieves ZVS operation with drive signals DRA and DRB, respectively. And in region R5 and R6, S 3 achieves ZVS operation with drive signals DRA and DRB, respectively. As a summary, one switch among S 1 -S 3 in all proposed converters can always achieve ZVS operation over the whole current range of I L 1 and I L 2 when appropriate drive signal DRA or DRB is employed, contributing to reduced switching losses.
E. Small-Signal Model
From the aforementioned analysis, average drain-to-source voltages and currents of switches S 1 -S 3 in all proposed converters are calculated in (12) and (13), respectively. In order to obtain small-signal linearized equation, all variables in (12) and (13) are assumed to be equal to their given quiescent values plus some superimposed small ac variations [32] . After neglecting the dc terms as well as second-order terms, their first-order ac terms are, respectively, derived in (14) and (15), based on which a unified small-signal model is obtained in Fig. 9 . From Fig. 9 , all proposed integrated three-port converters can easily derive their small-signal models through connecting nodes { 1 , 2 , 3 , Fig. 9 . Unified small-signal model of all proposed three-port converters.
whereî
IV. EXPERIMENTAL VERIFICATION ON A SPECIFIC APPLICATION
After the above generalized analysis, performance characteristics of all proposed converters are obtained simultaneously. Then, according to the system parameters of the specific application, a preferred one can be easily selected out after comparison. In this section, an example application with one input V in = 48 V, and two outputs V o1 = 36 V, I o1,m ax = 3 A, V o2 = 24 V, I o2,m ax = 2 A will be analyzed to gain a comprehensive understanding.
A. Topology Selection and Design
First, according to Table III in the voltage relationship analysis, the topology in Fig. 4(c) and (j) cannot work normally with the system parameters, because the sum of two small voltages is smaller than the large one in these two converters while V o1 + V o2 > V in is required in the example application. Among the rest eight topologies, the ones in Fig. 4(a), (b) , and (d) are preferred due to their relatively lower voltage stresses of switches. Second, according to Table V in the current relationship analysis, the average inductor currents are, respectively, I o1 , I o2 in the topologies [see Fig. 4 (a) and (b)] while they are, respectively, I o1 + I o2 , I o2 in the topology [see Fig. 4(d) ]. Hence, thanks to lower average inductor current, topologies in Fig. 4(a) and (b) will be further compared. Finally, from Table IV, the current stresses of switches are smaller in the topology Fig. 4(a) because of the opposite directions of inductor currents i L 1 -i L 2 . Therefore, after the comprehensive comparison, the topology in Fig. 4(a) , which can achieve relatively lower voltage/current stresses, is selected for the example application. The converter in Fig. 4(a) is redepicted in Fig. 10(a) with port V 1 as the input and ports V 2 -V 3 as the outputs. In the example application, it is not only superior to other proposed converters in Fig. 4 , but also can achieve lower cost as well as higher efficiency compared with conventional two separate buck converters in Fig. 10(b) due to the reduced switches and ZVS operation.
According to the generalized analysis, both the steady-state and dynamic characteristics of the proposed single-input dualoutput (SIDO) buck converter in Fig. 10(a) can be easily obtained. The voltage gains among V in , V o1 , and
and D s3 are employed to independently control the output voltages V o1 and V o2 . The duty cycle D s2 is equal to 2-D s1 -D s3 . The average inductor currents I L 1 , I L 2 are, respectively, equal to output currents I o1 , -I o2 . Because all switches S 1 -S 3 are clamped by input voltage when they are OFF, their voltage stresses are equal to V in . Because V in is relatively low, the improved switching losses of buck converter working in triangular conduction mode is limited, but the increased current stresses caused by the triangular current have an adverse effect on both the conduction losses and the power rating of switches as well as inductors, resulting in higher cost. Therefore, after comprehensive consideration of both efficiency and cost, the proposed and conventional SIDO buck converters in Fig. 10 are designed to work in the typical CCM. Then, from Table IV, the root-mean-square (rms) values of drain-to-source currents i s1 -i s3 are calculated in (16) , with the neglect of ripple current of inductors. Then, the parameters of hardware can be designed, which are summarized in Table VI ⎧
In addition, according to Fig. 9 , the small-signal model of the proposed SIDO buck converter is obtained in Fig. 11 . The small-signal model of the proposed SIDO buck converter is the same as two separate buck converters connecting to a common input. Therefore, no cross-regulation problem exists in the proposed converter and good dynamic response can be achieved. The control-to-output and input-to-output transfer functions are, respectively, derived in (17) and (18), based on which a proportional-integral compensator can be designed and added into each control loop to improve converter performance, as illustrated in Fig. 12(a In the proposed SIDO buck converter, because i L 1 = i o1 is larger than zero and i L 2 = −i o2 is smaller than zero, i L 1 and i L 2 may locate in region R2 or R5 in Fig. 7 under different load conditions, depending on whether i L 1 + i L 2 is larger than zero or not. According to Fig. 8(b) and (e), S 1 can achieve ZVS operation with drive signals DRB and i L 1 + i L 2 < 0, while S 3 can achieve ZVS operation with drive signals DRA and i L 1 + i L 2 > 0. Therefore, ZVS operation is achieved for either S 1 or S 3 in the proposed SIDO buck converter over the whole load range if appropriate drive signals are employed according to the relationship between i L 1 + i L 2 and 0. i L 1 + i L 2 can be acquired by sampling the drain-to-source current i s3 sam ple of switch S 3 at the middle of stage St3 which is always equal to
The sample point is denoted as SP in Fig. 12(b) . When the sampled current i s3 sam ple is smaller than zero which means i L 1 + i L 2 > 0, Flag_A is set to 1 and then drive signals DRA in Fig. 12(b) are employed to achieve ZVS operation for S 3 . On the contrary, when I s3 sam ple is larger than zero, Flag_B is equal to 1 and hence drive signals DRB in Fig. 12(b) is utilized to realize ZVS operation for S 1 . Therefore, with the control and modulation strategy in Fig. 12 , ZVS operation can be achieved for either S 1 or S 3 in the proposed SIDO buck converter over the whole load range. The triangular waveforms
From above, the proposed integrated SIDO buck converter in Fig. 10(a) operates similarly with the conventional scheme consisting of two separate buck converters in Fig. 10(b) , and their voltage gains, voltage stresses of switches, average inductor currents, and small-signal models are also the same. However, the number of switches is reduced, switching losses are decreased, and current stresses of switches are improved in the proposed converter, contributing to lower cost and higher efficiency.
1) Number of switches: only three switches S 1 -S 3 are employed in the proposed SIDO buck converter while four switches S 11 -S 22 are demanded in the conventional converter. 2) Switching losses: because one switch in the proposed converter can always achieve ZVS operation, and the remaining two switches are, respectively, hard switching and operating as the synchronous switch. Therefore, in comparison with the conventional two separate buck converters in which two switches are hard switching and the other two operate as the synchronous switch, switching losses are effectively alleviated in the proposed converter. 3) Current stresses: the current stresses of switches S 11 -S 22 in Fig. 10 (b) are calculated in (19) . Duty cycles D s11 and D s21 are, respectively, equal to D s1 and D s3 . Then, combining with the current stresses of switches S 1 -S 3 in (16), the total rms currents of switches in the proposed converter (Total_rms(Pro)) and in the conventional converter (Total_rms(Con)) are derived as shown in (20) . With the parameters in Table VI , comparison result between the proposed (Total_rms(Pro)) and conventional (Total_rms(Con)) converter is depicted in Fig. 13 . From  Fig. 13 , Total_rms of the proposed converter is smaller than that of the conventional one over wider load range. And smaller Total_rms achieved under rated load condition (I L 1 = 3 A, I L 2 = -2 A) also indicates that current stresses of switches are reduced in the proposed converter. In addition, under rated load condition, the square of rms current of each switch is, respectively, I ,rms = 2 for the conventional SIDO buck converter. Therefore, the conduction losses are distributed more equal in the proposed converter, which is also beneficial for the thermal design 
B. Experimental Results
Figs. 14 and 15, respectively, show the steady-state waveforms of the proposed converter under Condition A: I o1 = 3 A, I o2 = 2 A and Condition B: I o1 = 0.3 A, I o2 = 2 A. According to the theoretical analysis, drive signals DRA and DRB should be, respectively, employed for these two load conditions, as illustrated in Fig. 14(a) and (a) . Then, ZVS operation is achieved for S 3 under Condition A as shown in Fig. 14(d) , and it is achieved for S 1 under Condition B as shown in Fig. 15(d) . Besides, experimental waveforms of inductor currents i L 1 -i L 2 and drain-to-source currents i s1 -i s3 are also demonstrated in Figs. 14(b)-(c) and 15(b)-(c), which are in well-coincidence with the theoretical analysis. It is noted that the spikes of drain-to-source currents i s1 -i s3 are caused by the normal reverse recovery phenomenon of the parasitic diode of S 2 , which operates as a synchronous switch.
Dynamic response of the proposed integrated SIDO buck converter with load variations between half-and full-rated load is also shown in Fig. 16(a) . Change of i o1 mainly has an impact on v o1 and nearly has no influence on v o2 . Similarly, when i o2 varies, v o2 is influenced while v o1 almost remains unchanged. Therefore, no cross regulation exists in the proposed converter that two output voltages v o1 and v o2 are independently controlled. In Fig. 17 , measured efficiencies of the proposed and conventional SIDO buck converters are demonstrated. The components of the conventional SIDO buck converter use the same ones in Table VI . The voltages/currents of input (V in , I in ) and two outputs (V o1 , I o1 , V o2 , I o2 ) are measured, and then the efficiency η eff = (V o1 I o1 + V o2 I o2 )/V in I in is calculated. Thanks to the improved current stresses and ZVS operation of switches, higher efficiency is achieved in the proposed converter over whole load range, especially for the light-load condition in which switching losses are dominant. Photograph of the prototype circuit is shown in Fig. 16(b) .
V. CONCLUSION
A programmable approach was introduced in this paper to achieve systematic topology derivation and analysis of integrated three-port dc-dc converters, with which ten viable topologies were conveniently derived from multiple possible connections and their performance characteristics are simultaneously obtained. Because the undesired manual effort is eliminated, the proposed programmable method is beneficial to provide more viable choices for engineers and help to fast select the most preferred one according to the requirement of the real application. And an example application was also detailed illustrated in this paper, which validates that the integrated SIDO buck converter in Fig. 10 (a) achieves lower cost and higher efficiency in this application when compared with the conventional two separate buck converters due to the reduced switches number and ZVS operation.
Besides the integrated three-port dc-dc converters, the proposed programmable topology derivation method has also been applied to the other N-port converters, such as four-port and five-port dc-dc converters. In the future work, authors will continue to extend this method to other types of converters, aiming to find more favorable new topologies for various engineering applications.
